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In the race towards smaller and faster microelectronics, the issue of interconnections is emerging as a 
potentially sizable roadblock. The European Commission is alert to this problem and has a launched a large 
programme on optoelectronic interconnects within its Microelectronics Advanced Research Initiative. 
ere will it end? The 
emand for speed in 
odern electronics 
grows continually, as people try to 
accomplish more each day, and are 
impatient when even complex 
operations take longer than a 
breath.At home, we fret if our con- 
nection to the Internet is delayed 
by half a minute, or the accessed 
images form hesitantly. Profession- 
ally we are irritated if our sensor 
response lags because of process- 
ing circuits, and frustrated when 
we cannot perform desired func- 
tions in real t ime.The market waits 
impatiently for the next faster 
chip, and worries about settling 
this in a design when tomorrow 
will bring an even faster one.And it 
certainly will! 
The need for improved perfor- 
mance is matched by ingenuity in 
finding new techniques for reduc- 
ing feature size, and Moore's Law, 
telling us that transistor densities 
double every two years, has not 
been repealed. Any future failure is 
likely to be due to economic rather 
than engineering condit ions.There 
was hardly a blip when optical ith- 
ography was called on to produce 
lines smaller than a wavelength, 
and the predictions for 2007 are 
feature sizes of 0.1 ~am, with 250 
million transistors on a high-perfor- 
mance chip. 
But there is one snag. Micro- 
minute transistors may work, but 
they have to be connected togeth- 
er. That same chip will require 
more than 5 km of fine metal lines, 
and the performance will be domi- 
nated by the resistance and capaci- 
ty of the interconnections.This as 
not gone unnoticed by the manu- 
facturers, and the future vision of 
the Semiconductor Industry 
Association (SIA), encapsulated in 
the SIA Roadmap, gives various 
proposals for clearing the intercon- 
nect roadblock. They involve 
replacing the currently used alu- 
minium alloys by higher conduc- 
tivity copper, combined within 
barrier layers to eliminate copper  
diffusion, and finding lower dielec- 
tric constant insulating materials. 
Both require invention, which is 
never predictable. A probable fur- 
ther limitation in a high density cir- 
cuit working at microwave speeds 
is crosstalk. 
These problems invite a new 
approach to chip and system inter- 
connects, and cause us to revisit an 
old concept, the optoelectronic 
link. Though this is unlikely to 
solve all of the envisaged problems 
in high density chips, it could play 
a major role in high-speed signal 
transfer, in transmitting the clock 
frequency, likely to be higher than 
1 GHz, and in performing some 
complex functions. 
MEL-ARI tackles the 
roadblock 
The European Commission (EC) is 
alert to this problem, which, 
though some years distant, is likely 
to take some time to solve.As part 
of its Microelectronics Advanced 
Research Initiative (MEL-ARI) it has 
launched a large programme on 
optoelectronic interconnects. This 
brings together five projects, 
involving four companies, six 
research institutes and 19 universi- 
ties, drawn from eight EC countries 
plus Switzerland and Israel.The EC 
is funding this cluster with about 6 
million ecu for the first two years, 
with further extensions being 
planned for, while the total pro- 
jects cost for the first two years is 
about 10 million ecu. 
Four of the projects exploit III- 
V compounds, and one is con- 
cerned with research to extract 
photons from silicon. The projects 
are administered as a cluster, so 
that each project can draw on the 
strengths of the others. Spanning 
the cluster are five Working 
Groups covering architectures and 
demonstrators; vertical cavity sur- 
face emitting lasers (VCSELs) and 
micro-cavity LEDs (MCLEDs); hy- 
bridization; photodetectors and re- 
ceivers, and optics and packaging. 
Within these Groups the partici- 
pants can discuss common issues. 
The five projects within MEL- 
ARI OPTO reflect quite distinct 
approaches to the interconnect 
problem. 'MONOLITH' is attempt- 
ing to grow conformal layers of 
GaAs on Si, and then to make effi- 
cient MCLEDs in the GaAs layer. 
'OIIC' will build 32x32 arrays of 
VCSEL or MCLED emitters with 
InGaAs fast detectors all f l ipped on 
to Si-CMOS chips, with connector- 
ized 2-D plastic optical fibre or 
plastic microoptic interconnects. 
The concept  in 'RODCI' is to 
affix optical links above standard 
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chips, each link including a com- 
puter-generated hologram to divert 
signals to the Si receivers integrat- 
ed within the chips. The emitters 
are VCSELs f l ipped on to the chip. 
SPOEC involves an array of 
emitters feeding an optical cross- 
bar through a diffractive fan-out 
element. Modulators and detectors 
arc f l ipped on to a CMOS routing 
chip, and the optical connect ion is 
free-space (Figure 1). 
The fifth project, 'SIBLE', has 
three approaches to persuading Si 
to emit light - porous Si, quantum 
well dots of Si/SiGe, and Er-doped 
Si. 
Zurich workshop 
The projects have been running 
for just over a year now, with a 
three-day Workshop held in Zurich 
in October .  1997 to review 
progress and to describe world 
efforts outside the cluster. More 
than 80 attendees contributed to 
the lively discussions. 
Ashok Krishnamoorthy ex- 
plained the approach of Bell Labs, 
encouraging the delegates by link- 
ing a world-famous group with the 
mission of optical interconnects, 
while deflating them by a superb 
account of great progress, with the 
incorporation of 4000 optoelec- 
tronic devices on a single CMOS 
chip, with a yield of 99.95 %! 
Mark Bohr continued the defla- 
tion process by describing Intel's 
work on replacing AI by Cu. This 
was an excellent contribution, 
highlighting progress towards 
removing the electrical intercon- 
nect roadblock, while not minimiz- 
ing the remaining problems. 
Elias Towe completed the US 
picture by summarizing the 
Defense Advanced Research 
Project Agency (DARPA) optical 
interconnect programme. A sum- 
mary was essential, because the 
one hour allotted was inadequate 
to cover 80 projects and an expen- 
diture of almost $100 million. 
Two European invited papers 
were presented, one on modern IC 
packaging and assembly tech- 
niques by Nicolas van Veen of 
Philips, and a surprisingly original 
talk on mono- and multi-processor 
architectures by Daniel Litaize, 
Universitd Paul Sabatier. He 
showed how information at speeds 
above 1 Gb.s d could be transmit- 
ted without corruption. 
There followed papers on the 
five projects. MONOLITH has been 
successful in growing high-quality 
low defect GaAs on Si, and making 
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Figure 1. SPOEC optoelectronic rossbar demonstrator system. 
MCLEDs with an external efficien- 
cy of 9%. However, the vapour 
phase epitaxy (VPE) growth tem- 
perature is too high for CMOS cir- 
cuits, and an alternative method 
must be found. 
RODCI is well on its way to 
a first demonstrator, with a trans- 
mitter-receiver link working at 
300 Mb.s l .  
SPOEC has made 8x8 VCSEL 
arrays with a mean variation across 
the array of less than 5 % for all 
parameters. The switching here is 
via lnGaAs modulators, and 32x32 
arrays had been driven at more 
than 400 MHz. 
OIIC had also made impressive 
progress, with Si detectors having 
a response of up to 150 MHz, and a 
novel form of polymer block align- 
ing optical fibres precisely. 
SIBLE was always considered as 
a high risk project, but appreciable 
photoluminescence had been 
obtained from Er-doped Si, and 
luminescence from Si-Ge multilay- 
ers observed at temperatures up to 
210 K. 
The next cluster annual work- 
shop is planned to take place in 
Ulm, Germany, in autumn 1998. 
It was a daring step for the EC 
to decide to administer five sepa- 
rate projects together as a linked 
cluster, keeping in mind that a dis- 
parate community from 29 organi- 
zations presents great problems in 
communication.We can look forward 
during the next two years to a 
flood of exciting results and dem- 
onstrators from this bold European 
initiative in optoelectronics. 
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